欢迎访问《核聚变与等离子体物理》官方网站,今天是 分享到:

核聚变与等离子体物理 ›› 2019, Vol. 39 ›› Issue (2): 139-143.DOI: 10.16568/j.0254-6086.201902007

• 核聚变工程技术 • 上一篇    下一篇

基于现场可编程门阵列与Labview 的脉冲电源控制系统设计

李家强1, 2,黄懿赟1,冯虎林1,潘圣民*1,王邓辉1   

  1. (1. 中国科学院等离子体物理研究所,合肥 230031;2. 中国科学技术大学,合肥 230026)
  • 出版日期:2019-06-15 发布日期:2019-06-13
  • 作者简介:李家强(1993-),男,安徽合肥人,硕士研究生,从事高压大功率电源及其控制技术研究。
  • 基金资助:

    国家磁约束核聚变能发展研究专项 (2015GB103000)

Pulse power control system design based on FPGA and Labview

LI Jia-qiang, HUANG Zi-bin, FENG Hu-lin, PAN Shen-min, WANG Deng-hui   

  1. (1. Institute of Plasma Physics, Chinese Academy of Sciences, Hefei 230031; 2. University of Science and Technology of China, Hefei 230026)
  • Online:2019-06-15 Published:2019-06-13

摘要:

介绍了基于现场可编程门阵列(FPGA)的等离子体磁约束脉冲电源控制系统的设计与实现。该控制系统采用了虚拟仪器技术、嵌入式控制技术、串行通信技术、光电隔离技术等,提高了系统抗干扰性能以及可编程性,实现了多个脉冲电源模块开关器件间的逻辑互锁、参数设置以及远程监控等功能。控制系统具体由实验室虚拟仪器集成环境(Labview)编写的上位机界面、由硬件语言Verilog HDL 编写的下位机以及专用的光电隔离转换电路组成,用于实现多个脉冲电源充放电的时序控制。实验证明了系统在复杂电磁环境下,运行稳定,性能良好。

关键词: 现场可编程门阵列, 实验室虚拟仪器集成环境, 脉冲电源, 逻辑互锁, 光电隔离

Abstract:

The design and implementation of pulse power control system for magnetic confinement plasma, using the field programmable gate array (FPGA) technology are presented. Virtual instrument technology, embedded control technology, serial communication technology, and optical isolation technology are used to improve the system's anti-jamming performance and programmability, and to realize logic interlock, parameter setting and remote monitoring among multiple pulse power modules. The control system is specifically composed of the upper computer interface programmed by Labview (Laboratory Virtual Instrument Engineering Workbench), lower-level machine programmed by Verilog HDL (Hardware Description Language) and dedicated photoelectric isolation conversion circuit, which is used to implement timing control of multiple pulse power supply and discharge. The experiment proves that the system is stable and has good performance under complex electromagnetic environment.

Key words: FPGA, Labview, Pulse power, Logic interlock, Optic isolation

中图分类号: